Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

SPI Engine: simplify interconnect #1502

Draft
wants to merge 7 commits into
base: main
Choose a base branch
from
Draft

Commits on Oct 9, 2024

  1. SPI Engine Execution: split counters

    Split up the different counters for better readability. Might synthesize down to slightly larger logic.
    
    Signed-off-by: Laez Barbosa <[email protected]>
    LBFFilho committed Oct 9, 2024
    Configuration menu
    Copy the full SHA
    ed1483a View commit details
    Browse the repository at this point in the history

Commits on Oct 31, 2024

  1. SPI Engine Execution: split shift register logic

    Moved shift register logic to separate module
    
    Signed-off-by: Laez Barbosa <[email protected]>
    LBFFilho committed Oct 31, 2024
    Configuration menu
    Copy the full SHA
    3c56531 View commit details
    Browse the repository at this point in the history

Commits on Nov 6, 2024

  1. SPI Engine Execution: pipeline sdo alignment

    Split path between sdo data input and sdo shift register, which includes a barrel shifter.
    
    Signed-off-by: Laez Barbosa <[email protected]>
    LBFFilho committed Nov 6, 2024
    Configuration menu
    Copy the full SHA
    88ed47a View commit details
    Browse the repository at this point in the history

Commits on Nov 11, 2024

  1. Guidelines fix

    Signed-off-by: Laez Barbosa <[email protected]>
    LBFFilho committed Nov 11, 2024
    Configuration menu
    Copy the full SHA
    831e115 View commit details
    Browse the repository at this point in the history

Commits on Nov 12, 2024

  1. SPI Engine: decouple SDO data handshake from control

    Switched SDO source control to software (memory-mapped register).
    
    SDO data can now be clocked in independently from the offload trigger.
    This allows lower latencies for executing transfers, since the data can be
    obtained from the DMA before the trigger. It also better separates the command
    path from the data path
    
    Signed-off-by: Laez Barbosa <[email protected]>
    LBFFilho committed Nov 12, 2024
    Configuration menu
    Copy the full SHA
    e6937d4 View commit details
    Browse the repository at this point in the history
  2. SPI Engine: simplify interconnect

    Make the interconnect use an external signal for switching between
    sources, so it becomes just a collection of muxes, reducing latency.
    This signal is generated based on the software-controlled offload
    enable, but is sourced from the offload module to avoid unnecessary
    CDCs.
    
    This commit makes the use of SYNC optional.
    
    Signed-off-by: Laez Barbosa <[email protected]>
    LBFFilho committed Nov 12, 2024
    Configuration menu
    Copy the full SHA
    77104fa View commit details
    Browse the repository at this point in the history
  3. axi_ad5766: add interconnect control

    Signed-off-by: Laez Barbosa <[email protected]>
    LBFFilho committed Nov 12, 2024
    Configuration menu
    Copy the full SHA
    491e2fd View commit details
    Browse the repository at this point in the history