Skip to content
CI

Backport 25065 from master to earlgrey_1.0.0 #2317

Sign in to view logs

Backport 25065 from master to earlgrey_1.0.0

Backport 25065 from master to earlgrey_1.0.0 #2317

Triggered via pull request November 23, 2024 11:32
@engdoreisengdoreis
synchronize #25111
engdoreis:update_testplans
Status Success
Total duration 44m 33s
Artifacts 32

ci.yml

on: pull_request
Lint (quick)
3m 24s
Lint (quick)
Earl Grey for CW340  /  Build bitstream
1m 52s
Earl Grey for CW340 / Build bitstream
Earl Grey for CW310  /  Build bitstream
1m 54s
Earl Grey for CW310 / Build bitstream
Earl Grey for CW310 Hyperdebug  /  Build bitstream
1m 55s
Earl Grey for CW310 Hyperdebug / Build bitstream
Lint (slow)
13m 36s
Lint (slow)
Airgapped build
14m 40s
Airgapped build
Verible lint
1m 2s
Verible lint
Verilated English Breakfast
8m 50s
Verilated English Breakfast
CW305's Bitstream
21m 55s
CW305's Bitstream
Build Docker Containers
2m 59s
Build Docker Containers
Build and test software
11m 51s
Build and test software
CW340 Test ROM Tests  /  FPGA test
1m 9s
CW340 Test ROM Tests / FPGA test
CW340 ROM Tests  /  FPGA test
6m 11s
CW340 ROM Tests / FPGA test
CW340 ROM_EXT Tests  /  FPGA test
6m 10s
CW340 ROM_EXT Tests / FPGA test
CW340 SiVal Tests  /  FPGA test
19m 25s
CW340 SiVal Tests / FPGA test
CW340 SiVal ROM_EXT Tests  /  FPGA test
1m 56s
CW340 SiVal ROM_EXT Tests / FPGA test
CW340 Manufacturing Tests  /  FPGA test
14m 45s
CW340 Manufacturing Tests / FPGA test
CW310 Test ROM Tests  /  FPGA test
7m 15s
CW310 Test ROM Tests / FPGA test
CW310 ROM Tests  /  FPGA test
28m 53s
CW310 ROM Tests / FPGA test
CW310 ROM_EXT Tests  /  FPGA test
6m 8s
CW310 ROM_EXT Tests / FPGA test
CW310 SiVal Tests  /  FPGA test
30m 46s
CW310 SiVal Tests / FPGA test
CW310 SiVal ROM_EXT Tests  /  FPGA test
23m 18s
CW310 SiVal ROM_EXT Tests / FPGA test
CW310 Manufacturing Tests  /  FPGA test
32m 22s
CW310 Manufacturing Tests / FPGA test
CW310 ROM_EXT Tests  /  FPGA test
20m 41s
CW310 ROM_EXT Tests / FPGA test
Cache bitstreams to GCP
0s
Cache bitstreams to GCP
Verify FPGA jobs
22s
Verify FPGA jobs
Fit to window
Zoom out
Zoom in

Annotations

2 errors
Lint (slow)
Process completed with exit code 1.
Build and test software
Process completed with exit code 127.

Artifacts

Produced during runtime
Name Size
chip_englishbreakfast_cw305
1.34 MB
execute_fpga_rom_ext_tests_cw310-targets
618 Bytes
execute_fpga_rom_ext_tests_cw310-test-results
53.2 KB
execute_manuf_fpga_tests_cw310-targets
631 Bytes
execute_manuf_fpga_tests_cw310-test-results
58.9 KB
execute_manuf_fpga_tests_cw340-targets
291 Bytes
execute_manuf_fpga_tests_cw340-test-results
18.7 KB
execute_rom_ext_fpga_tests_cw310-targets
325 Bytes
execute_rom_ext_fpga_tests_cw310-test-results
2.85 KB
execute_rom_ext_fpga_tests_cw340-targets
162 Bytes
execute_rom_ext_fpga_tests_cw340-test-results
200 Bytes
execute_rom_fpga_tests_cw310-targets
2.29 KB
execute_rom_fpga_tests_cw310-test-results
59.9 KB
execute_rom_fpga_tests_cw340-targets
162 Bytes
execute_rom_fpga_tests_cw340-test-results
200 Bytes
execute_sival_fpga_tests_cw310-targets
850 Bytes
execute_sival_fpga_tests_cw310-test-results
41.2 KB
execute_sival_fpga_tests_cw340-targets
352 Bytes
execute_sival_fpga_tests_cw340-test-results
24.6 KB
execute_sival_rom_ext_fpga_tests_cw310-targets
1.78 KB
execute_sival_rom_ext_fpga_tests_cw310-test-results
157 KB
execute_sival_rom_ext_fpga_tests_cw340-targets
162 Bytes
execute_sival_rom_ext_fpga_tests_cw340-test-results
200 Bytes
execute_test_rom_fpga_tests_cw310-targets
457 Bytes
execute_test_rom_fpga_tests_cw310-test-results
52.7 KB
execute_test_rom_fpga_tests_cw340-targets
162 Bytes
execute_test_rom_fpga_tests_cw340-test-results
200 Bytes
partial-build-bin-chip_earlgrey_cw310
6.01 MB
partial-build-bin-chip_earlgrey_cw310_hyperdebug
6 MB
partial-build-bin-chip_earlgrey_cw340
9.46 MB
sw_build_test-test-results
58.3 KB
verilated_englishbreakfast
6.36 MB