[difftest] narrow burst memory check align to data width

chipsalliance · Nov 26, 2024 · f4cbd97 · f4cbd97
1 parent 03ba384
commit f4cbd97
Show file tree

Hide file tree

Showing 2 changed files with 2 additions and 2 deletions.
diff --git a/difftest/offline_t1emu/src/json_events.rs b/difftest/offline_t1emu/src/json_events.rs
@@ -282,7 +282,7 @@ impl JsonEventRunner for SpikeRunner {
     let data = memory_write.data.to_owned();
     let mask = memory_write.mask.to_owned();
     let cycle = memory_write.cycle;
-    let base_addr = memory_write.address;
+    let base_addr = memory_write.address & !((32 / 8) - 1); // align to data width
     let lsu_idx = memory_write.lsu_idx;
 
     if let Some(se) = self.commit_queue.iter_mut().find(|se| se.lsu_idx == lsu_idx) {

diff --git a/difftest/offline_t1rocketemu/src/json_events.rs b/difftest/offline_t1rocketemu/src/json_events.rs
@@ -453,7 +453,7 @@ impl JsonEventRunner for SpikeRunner {
     let data = memory_write.data.to_owned();
     let mask = memory_write.mask.to_owned();
     let cycle = memory_write.cycle;
-    let base_addr = memory_write.address;
+    let base_addr = memory_write.address & !((32 / 8) - 1); // align to data width
     let lsu_idx = memory_write.lsu_idx;
 
     if let Some(se) = self.commit_queue.iter_mut().find(|se| se.lsu_idx == lsu_idx) {