Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

add module #107

Draft
wants to merge 4 commits into
base: mczyz/upstream
Choose a base branch
from
Draft
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension


Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
16 changes: 16 additions & 0 deletions .github/workflows/verible-push.yml
Original file line number Diff line number Diff line change
@@ -0,0 +1,16 @@
name: verible-push

on:
[push]

#c

jobs:
verible-format:
runs-on: ubuntu-latest
steps:
- uses: actions/checkout@master
- uses: antmicro/verible-formatter-action@mczyz/error-presentation
with:
github_token: ${{ secrets.GITHUB_TOKEN }}
fail_on_formatting_suggestions: ${{ github.event_name != 'pull_request' }}
10 changes: 10 additions & 0 deletions hello.sv
Original file line number Diff line number Diff line change
@@ -0,0 +1,10 @@

module hello (
input clk
);

initial begin : proc_he
$display("helllo");
end

endmodule
15 changes: 15 additions & 0 deletions module.sv
Original file line number Diff line number Diff line change
@@ -0,0 +1,15 @@

module hello(input clk);

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

⚠️ [verible-verilog-lint] reported by reviewdog 🐶
Declared module does not match the first dot-delimited component of file name: "module" [Style: file-names] [module-filename]


initial

begin: proc_he
$display("helllo");

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

⚠️ [verible-verilog-lint] reported by reviewdog 🐶
Use spaces, not tabs. [Style: tabs] [no-tabs]

end

always
begin: proc_clk
#(20) $display("tic");
Copy link

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

⚠️ [verible-verilog-lint] reported by reviewdog 🐶
Use spaces, not tabs. [Style: tabs] [no-tabs]

end

endmodule
10 changes: 10 additions & 0 deletions rtl/module.sv
Original file line number Diff line number Diff line change
@@ -0,0 +1,10 @@

module hello(input clk);

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

⚠️ [verible-verilog-lint] reported by reviewdog 🐶
Declared module does not match the first dot-delimited component of file name: "module" [Style: file-names] [module-filename]


initial

begin: proc_he
$display("helllo");

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

⚠️ [verible-verilog-lint] reported by reviewdog 🐶
Use spaces, not tabs. [Style: tabs] [no-tabs]

end

endmodule