Skip to content

Commit

Permalink
added post, fixed prompt
Browse files Browse the repository at this point in the history
  • Loading branch information
0BAB1 committed Nov 8, 2024
1 parent 9876ba9 commit 0a671aa
Show file tree
Hide file tree
Showing 3 changed files with 39 additions and 3 deletions.
4 changes: 2 additions & 2 deletions _posts/2024-7-16-Axi_led_ip.md
Original file line number Diff line number Diff line change
Expand Up @@ -16,7 +16,7 @@ Based on this [video](https://youtu.be/zJJTxOT37K4).
{% include embed/youtube.html id='zJJTxOT37K4' %}

> Level : Beginner in fpga (See prerequisites below).
> {: .prompt-info }
{: .prompt-info }

## [The repo containing HW & SW code](https://github.com/0BAB1/BRH_Tutorials/tree/main/2%20AXI%20IP%20Hello%20world%20custom%20LED%20driver)

Expand All @@ -39,7 +39,7 @@ This small post & video will make you go from newbie to (*almost*) proficient in
## Layout

> This tutorial is full-video, here is a layout of what you'll learn and some points of information.
> {: .prompt-tip }
{: .prompt-tip }

### Part 1 : Hello world

Expand Down
36 changes: 36 additions & 0 deletions _posts/2024-7-21-HDL_in_120s.md
Original file line number Diff line number Diff line change
@@ -0,0 +1,36 @@
---
title: HDL Explained in 120s
date: 2024-7-21 15:00:00 +0800
categories: [Tutorials, Zynq]
tags: [fpga, beginner]
pin: false
math: false
mermaid: false
image:
path: https://www.guiahardware.es/wp-content/uploads/2023/08/HDL.jpg
alt: Zynq SoC
---
# Building your own AXI LED IP

Based on this [video](https://youtu.be/9wNddNaA_1o).
{% include embed/youtube.html id='9wNddNaA_1o' %}

> Level : Beginner.
{: .prompt-info }

## [The repo containing the code from the video](https://github.com/0BAB1/BRH_Tutorials/tree/main/3%20HDL%20-%20A%20system%20verilog%20example)

## Intro

HDL is a way to describe hardware and you absolutely need to understand what it does, why, and how to use it in order to move further in your learning journey.

This video serves as an introduction for beginners to get your head around HDL for the first time and implement your first custom logic through a simple example on Xilinx tools.

## Prerequisites

- Know the **basics** of "programming".
- Know what a logic gate and a register is.
- If you want to do the exmaple : Install Vivado.

> After waching this video, click on the "beginner" tag to check out the other beginners projects tutorial to kickstart you fpga leanrning.
{: .prompt-tip }
2 changes: 1 addition & 1 deletion _posts/2024-7-7-Zynq_in_120s.md
Original file line number Diff line number Diff line change
Expand Up @@ -27,7 +27,7 @@ Zynq is an SoC (System on Chip) made by Xilinx (AMD), it combines a "powerful" A
![The Zynq SoC](https://www.researchgate.net/publication/351705470/figure/fig5/AS:1025414466121737@1621489268475/Xilinx-Zynq-7000-AP-SoC-architecture.png)

> Watch the vido to learn more about these basic features
> {: .prompt-tip }
{: .prompt-tip }

## What is is this about

Expand Down

0 comments on commit 0a671aa

Please sign in to comment.