Skip to content
CI

fix for gpio_stress_all with rnd reset #2370

Sign in to view logs

fix for gpio_stress_all with rnd reset

fix for gpio_stress_all with rnd reset #2370

Triggered via pull request November 25, 2024 16:13
@marcelocarvalhoLowRiscmarcelocarvalhoLowRisc
opened #25381
marcelocarvalhoLowRisc:csr_stress_all_gpio
Status Failure
Total duration 3m 41s
Artifacts –

ci.yml

on: pull_request
Lint (quick)
3m 2s
Lint (quick)
Earl Grey for CW310 Hyperdebug  /  Build bitstream
Earl Grey for CW310 Hyperdebug / Build bitstream
Earl Grey for CW310  /  Build bitstream
Earl Grey for CW310 / Build bitstream
Earl Grey for CW340  /  Build bitstream
Earl Grey for CW340 / Build bitstream
Lint (slow)
0s
Lint (slow)
Airgapped build
0s
Airgapped build
Verible lint
0s
Verible lint
Verilated English Breakfast
0s
Verilated English Breakfast
Verilated Earl Grey
0s
Verilated Earl Grey
CW305's Bitstream
0s
CW305's Bitstream
Build Docker Containers
0s
Build Docker Containers
Build and test software
0s
Build and test software
CW310 Manufacturing Tests  /  FPGA test
CW310 Manufacturing Tests / FPGA test
CW310 SiVal ROM_EXT Tests  /  FPGA test
CW310 SiVal ROM_EXT Tests / FPGA test
CW310 SiVal Tests  /  FPGA test
CW310 SiVal Tests / FPGA test
CW310 ROM Tests  /  FPGA test
CW310 ROM Tests / FPGA test
CW310 ROM_EXT Tests  /  FPGA test
CW310 ROM_EXT Tests / FPGA test
CW310 Test ROM Tests  /  FPGA test
CW310 Test ROM Tests / FPGA test
CW340 Manufacturing Tests  /  FPGA test
CW340 Manufacturing Tests / FPGA test
CW340 ROM Tests  /  FPGA test
CW340 ROM Tests / FPGA test
CW340 ROM_EXT Tests  /  FPGA test
CW340 ROM_EXT Tests / FPGA test
CW340 SiVal ROM_EXT Tests  /  FPGA test
CW340 SiVal ROM_EXT Tests / FPGA test
CW340 SiVal Tests  /  FPGA test
CW340 SiVal Tests / FPGA test
CW340 Test ROM Tests  /  FPGA test
CW340 Test ROM Tests / FPGA test
Cache bitstreams to GCP
0s
Cache bitstreams to GCP
Verify FPGA jobs
22s
Verify FPGA jobs
Fit to window
Zoom out
Zoom in

Annotations

3 errors
Lint (quick)
Process completed with exit code 1.
Verify FPGA jobs
Process completed with exit code 1.
Verify FPGA jobs
Process completed with exit code 1.