[ci] add bench case into ci

Signed-off-by: Avimitin <[email protected]>
chipsalliance · Nov 20, 2024 · 834351d · 834351d
1 parent d316592
commit 834351d
Show file tree

Hide file tree

Showing 4 changed files with 28 additions and 0 deletions.
diff --git a/.github/designs/benchmark_dlen1024_vlen1024_fp/t1rocketemu.json b/.github/designs/benchmark_dlen1024_vlen1024_fp/t1rocketemu.json
@@ -0,0 +1,7 @@
+{
+  "rvv_bench.ascii_to_utf32": 230907,
+  "rvv_bench.byteswap": 399659,
+  "rvv_bench.memcpy": 672015,
+  "rvv_bench.memset": 290646
+}
+
diff --git a/.github/designs/benchmark_dlen128_vlen1024_fp/t1rocketemu.json b/.github/designs/benchmark_dlen128_vlen1024_fp/t1rocketemu.json
@@ -0,0 +1,7 @@
+{
+  "rvv_bench.ascii_to_utf32": 230907,
+  "rvv_bench.byteswap": 399659,
+  "rvv_bench.memcpy": 672015,
+  "rvv_bench.memset": 290646
+}
+
diff --git a/.github/designs/benchmark_dlen256_vlen1024_fp/t1rocketemu.json b/.github/designs/benchmark_dlen256_vlen1024_fp/t1rocketemu.json
@@ -0,0 +1,7 @@
+{
+  "rvv_bench.ascii_to_utf32": 230907,
+  "rvv_bench.byteswap": 399659,
+  "rvv_bench.memcpy": 672015,
+  "rvv_bench.memset": 290646
+}
+
diff --git a/.github/designs/benchmark_dlen512_vlen1024_fp/t1rocketemu.json b/.github/designs/benchmark_dlen512_vlen1024_fp/t1rocketemu.json
@@ -0,0 +1,7 @@
+{
+  "rvv_bench.ascii_to_utf32": 230907,
+  "rvv_bench.byteswap": 399659,
+  "rvv_bench.memcpy": 672015,
+  "rvv_bench.memset": 290646
+}
+