Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Data Offload Integration: adrv9009 AMD/Xilinx Projects #1516

Open
wants to merge 4 commits into
base: main
Choose a base branch
from

Conversation

podgori
Copy link
Contributor

@podgori podgori commented Nov 11, 2024

PR Description

These changes integrate the Data Offload in the adrv9009 AMD/Xilinx based projects, replacing the old dacfifo IP.

In addition, a common script is used to import the MIG configuration for the zc706 PL DDR3 use case.

PR Type

  • Bug fix (change that fixes an issue)
  • New feature (change that adds new functionality)
  • Breaking change (has dependencies in other repos or will cause CI to fail)

PR Checklist

  • I have followed the code style guidelines
  • I have performed a self-review of changes
  • I have compiled all hdl projects and libraries affected by this PR
  • I have tested in hardware affected projects, at least on relevant boards
  • I have commented my code, at least hard-to-understand parts
  • I have signed off all commits from this PR
  • I have updated the documentation (wiki pages, ReadMe files, Copyright etc)
  • I have not introduced new Warnings/Critical Warnings on compilation
  • I have added new hdl testbenches or updated existing ones

AndrDragomir
AndrDragomir previously approved these changes Nov 14, 2024
AndrDragomir
AndrDragomir previously approved these changes Nov 14, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants