Skip to content
This repository has been archived by the owner on Jun 2, 2024. It is now read-only.

Commit

Permalink
ci(fpga): experimental FPGA bitstream action
Browse files Browse the repository at this point in the history
  • Loading branch information
urish committed May 2, 2024
1 parent 6229636 commit 33f31df
Showing 1 changed file with 17 additions and 0 deletions.
17 changes: 17 additions & 0 deletions .github/workflows/fpga.yaml
Original file line number Diff line number Diff line change
@@ -0,0 +1,17 @@
name: fpga

on:
push:
workflow_dispatch:

jobs:
fpga:
runs-on: ubuntu-latest
steps:
- name: checkout repo
uses: actions/checkout@v4
with:
submodules: recursive

- name: FPGA bitstream for TT ASIC Sim (ICE40UP5K)
uses: TinyTapeout/tt-gds-action/fpga/ice40up5k@fpga

0 comments on commit 33f31df

Please sign in to comment.