Skip to content

Commit

Permalink
feat: update project tt_um_factory_test from TinyTapeout/ttihp-factor…
Browse files Browse the repository at this point in the history
…y-test

Commit: b6eb68c1369c0b113e1d4d4198f743fe0a35dc79
Workflow: https://github.com/TinyTapeout/ttihp-factory-test/actions/runs/11459619990
  • Loading branch information
TinyTapeoutBot committed Oct 22, 2024
1 parent f5a8d42 commit cf6a7e0
Show file tree
Hide file tree
Showing 7 changed files with 5,824 additions and 5,501 deletions.
8 changes: 4 additions & 4 deletions projects/tt_um_factory_test/commit_id.json
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@
{
"app": "Tiny Tapeout tt09 74edb576",
"app": "Tiny Tapeout tt09 05f4c62d",
"repo": "https://github.com/TinyTapeout/ttihp-factory-test",
"commit": "b6eb68c1369c0b113e1d4d4198f743fe0a35dc79",
"workflow_url": "https://github.com/TinyTapeout/ttihp-factory-test/actions/runs/11428263792",
"sort_id": 1718006002579
}
"workflow_url": "https://github.com/TinyTapeout/ttihp-factory-test/actions/runs/11459619990",
"sort_id": 1729598391879
}
191 changes: 95 additions & 96 deletions projects/tt_um_factory_test/stats/metrics.csv
Original file line number Diff line number Diff line change
@@ -1,44 +1,44 @@
Metric,Value
detailedplace__design__instance__displacement__total,553.805
detailedplace__design__instance__displacement__mean,5.034
detailedplace__design__instance__displacement__max,14.34
detailedplace__route__wirelength__estimated,2732.61
detailedplace__design__instance__displacement__total,320.036
detailedplace__design__instance__displacement__mean,2.963
detailedplace__design__instance__displacement__max,9.06
detailedplace__route__wirelength__estimated,2425.41
detailedplace__design__violations,0
detailedplace__timing__setup__tns,0
detailedplace__timing__setup__ws,11.4786
detailedplace__timing__drv__max_slew_limit,0.910471
detailedplace__timing__setup__ws,11.494
detailedplace__timing__drv__max_slew_limit,0.910476
detailedplace__timing__drv__max_slew,0
detailedplace__timing__drv__max_cap_limit,0.821495
detailedplace__timing__drv__max_cap_limit,0.818776
detailedplace__timing__drv__max_cap,0
detailedplace__timing__drv__max_fanout_limit,8
detailedplace__timing__drv__max_fanout,0
detailedplace__timing__drv__max_fanout,2
detailedplace__timing__drv__setup_violation_count,0
detailedplace__timing__drv__hold_violation_count,0
detailedplace__power__internal__total,2.28583e-05
detailedplace__power__switching__total,1.13259e-06
detailedplace__power__leakage__total,1.61871e-08
detailedplace__power__total,2.4007e-05
detailedplace__power__internal__total,2.27859e-05
detailedplace__power__switching__total,1.11822e-06
detailedplace__power__leakage__total,1.59582e-08
detailedplace__power__total,2.39201e-05
detailedplace__design__io,45
detailedplace__design__die__area,32880.6
detailedplace__design__core__area,30427.5
detailedplace__design__instance__count,110
detailedplace__design__instance__area,1270.08
detailedplace__design__instance__count__stdcell,110
detailedplace__design__instance__area__stdcell,1270.08
detailedplace__design__instance__count,108
detailedplace__design__instance__area,1255.56
detailedplace__design__instance__count__stdcell,108
detailedplace__design__instance__area__stdcell,1255.56
detailedplace__design__instance__count__macros,0
detailedplace__design__instance__area__macros,0
detailedplace__design__instance__utilization,0.0417412
detailedplace__design__instance__utilization__stdcell,0.0417412
detailedplace__design__instance__utilization,0.0412642
detailedplace__design__instance__utilization__stdcell,0.0412642
detailedplace__flow__warnings__count,0
detailedplace__flow__errors__count,0
flow__warnings__count,0
flow__errors__count,0
globalplace__timing__setup__tns,0
globalplace__timing__setup__ws,11.7532
globalplace__power__internal__total,2.15161e-05
globalplace__power__switching__total,5.17168e-07
globalplace__timing__setup__ws,11.7607
globalplace__power__internal__total,2.15166e-05
globalplace__power__switching__total,5.15423e-07
globalplace__power__leakage__total,1.10685e-08
globalplace__power__total,2.20444e-05
globalplace__power__total,2.20431e-05
globalplace__design__io,45
globalplace__design__die__area,32880.6
globalplace__design__core__area,30427.5
Expand All @@ -55,59 +55,59 @@ globalplace__flow__errors__count,0
placeopt__timing__drv__floating__nets,0
placeopt__timing__drv__floating__pins,0
placeopt__timing__setup__tns,0
placeopt__timing__setup__ws,11.4786
placeopt__timing__drv__max_slew_limit,0.910169
placeopt__timing__setup__ws,11.4928
placeopt__timing__drv__max_slew_limit,0.910387
placeopt__timing__drv__max_slew,0
placeopt__timing__drv__max_cap_limit,0.820864
placeopt__timing__drv__max_cap_limit,0.81859
placeopt__timing__drv__max_cap,0
placeopt__timing__drv__max_fanout_limit,8
placeopt__timing__drv__max_fanout,0
placeopt__timing__drv__max_fanout,2
placeopt__timing__drv__setup_violation_count,0
placeopt__timing__drv__hold_violation_count,0
placeopt__power__internal__total,2.28583e-05
placeopt__power__switching__total,1.12239e-06
placeopt__power__leakage__total,1.61871e-08
placeopt__power__total,2.39968e-05
placeopt__power__internal__total,2.27861e-05
placeopt__power__switching__total,1.12099e-06
placeopt__power__leakage__total,1.59582e-08
placeopt__power__total,2.39231e-05
placeopt__design__io,45
placeopt__design__die__area,32880.6
placeopt__design__core__area,30427.5
placeopt__design__instance__count,110
placeopt__design__instance__area,1270.08
placeopt__design__instance__count__stdcell,110
placeopt__design__instance__area__stdcell,1270.08
placeopt__design__instance__count,108
placeopt__design__instance__area,1255.56
placeopt__design__instance__count__stdcell,108
placeopt__design__instance__area__stdcell,1255.56
placeopt__design__instance__count__macros,0
placeopt__design__instance__area__macros,0
placeopt__design__instance__utilization,0.0417412
placeopt__design__instance__utilization__stdcell,0.0417412
placeopt__design__instance__utilization,0.0412642
placeopt__design__instance__utilization__stdcell,0.0412642
placeopt__flow__warnings__count,0
placeopt__flow__errors__count,0
design__violations,0
globalroute__design__instance__displacement__total,0
globalroute__design__instance__displacement__mean,0
globalroute__design__instance__displacement__max,0
globalroute__route__wirelength__estimated,2450
globalroute__route__wirelength__estimated,2354.18
globalroute__design__instance__count__setup_buffer,0
globalroute__design__instance__count__hold_buffer,0
globalroute__antenna_diodes_count,0
globalroute__design__violations,0
globalroute__antenna__violating__nets,0
globalroute__antenna__violating__pins,0
globalroute__timing__setup__tns,0
globalroute__timing__setup__ws,11.3144
globalroute__clock__skew__setup,0.00368741
globalroute__clock__skew__hold,0.00368741
globalroute__timing__drv__max_slew_limit,0.883644
globalroute__timing__setup__ws,11.4555
globalroute__clock__skew__setup,0.00600783
globalroute__clock__skew__hold,0.00600783
globalroute__timing__drv__max_slew_limit,0.891928
globalroute__timing__drv__max_slew,0
globalroute__timing__drv__max_cap_limit,0.763266
globalroute__timing__drv__max_cap_limit,0.780832
globalroute__timing__drv__max_cap,0
globalroute__timing__drv__max_fanout_limit,8
globalroute__timing__drv__max_fanout,0
globalroute__timing__drv__setup_violation_count,0
globalroute__timing__drv__hold_violation_count,0
globalroute__power__internal__total,2.4311e-05
globalroute__power__switching__total,5.11593e-06
globalroute__power__leakage__total,1.65811e-08
globalroute__power__total,2.94435e-05
globalroute__power__internal__total,2.42766e-05
globalroute__power__switching__total,4.73157e-06
globalroute__power__leakage__total,1.65729e-08
globalroute__power__total,2.90248e-05
globalroute__design__io,45
globalroute__design__die__area,32880.6
globalroute__design__core__area,30427.5
Expand All @@ -124,47 +124,47 @@ globalroute__flow__errors__count,0
cts__design__instance__displacement__total,0
cts__design__instance__displacement__mean,0
cts__design__instance__displacement__max,0
cts__route__wirelength__estimated,2450
cts__route__wirelength__estimated,2286.97
cts__design__instance__count__setup_buffer,0
cts__design__instance__count__hold_buffer,0
cts__design__violations,0
cts__timing__setup__tns,0
cts__timing__setup__ws,11.4784
cts__clock__skew__setup,0.0006002
cts__clock__skew__hold,0.0006002
cts__timing__drv__max_slew_limit,0.910202
cts__timing__setup__ws,11.4934
cts__clock__skew__setup,0.00190305
cts__clock__skew__hold,0.00190305
cts__timing__drv__max_slew_limit,0.909874
cts__timing__drv__max_slew,0
cts__timing__drv__max_cap_limit,0.821371
cts__timing__drv__max_cap_limit,0.818023
cts__timing__drv__max_cap,0
cts__timing__drv__max_fanout_limit,8
cts__timing__drv__max_fanout,0
cts__timing__drv__max_fanout,2
cts__timing__drv__setup_violation_count,0
cts__timing__drv__hold_violation_count,0
cts__power__internal__total,2.43692e-05
cts__power__switching__total,4.10857e-06
cts__power__leakage__total,1.65811e-08
cts__power__total,2.84943e-05
cts__power__internal__total,2.42898e-05
cts__power__switching__total,4.16455e-06
cts__power__leakage__total,1.63522e-08
cts__power__total,2.84707e-05
cts__design__io,45
cts__design__die__area,32880.6
cts__design__core__area,30427.5
cts__design__instance__count,114
cts__design__instance__area,1297.3
cts__design__instance__count__stdcell,114
cts__design__instance__area__stdcell,1297.3
cts__design__instance__count,112
cts__design__instance__area,1282.78
cts__design__instance__count__stdcell,112
cts__design__instance__area__stdcell,1282.78
cts__design__instance__count__macros,0
cts__design__instance__area__macros,0
cts__design__instance__utilization,0.0426357
cts__design__instance__utilization__stdcell,0.0426357
cts__design__instance__utilization,0.0421586
cts__design__instance__utilization__stdcell,0.0421586
cts__flow__warnings__count,0
cts__flow__errors__count,0
finish__design_powergrid__voltage__worst__net:VPWR__corner:default,1.2
finish__design_powergrid__voltage__worst__net:VPWR__corner:default,1.19999
finish__design_powergrid__drop__average__net:VPWR__corner:default,1.2
finish__design_powergrid__drop__worst__net:VPWR__corner:default,4.47472e-06
finish__design_powergrid__voltage__worst__net:VGND__corner:default,4.29889e-06
finish__design_powergrid__drop__average__net:VGND__corner:default,6.65134e-07
finish__design_powergrid__drop__worst__net:VGND__corner:default,4.29889e-06
finish__design__instance__count__class:fill_cell,99
finish__design__instance__count__class:other,2280
finish__design_powergrid__drop__worst__net:VPWR__corner:default,6.245e-06
finish__design_powergrid__voltage__worst__net:VGND__corner:default,6.18278e-06
finish__design_powergrid__drop__average__net:VGND__corner:default,6.1589e-07
finish__design_powergrid__drop__worst__net:VGND__corner:default,6.18278e-06
finish__design__instance__count__class:fill_cell,96
finish__design__instance__count__class:other,2276
finish__design__instance__count__class:buffer,8
finish__design__instance__count__class:clock_buffer,3
finish__design__instance__count__class:timing_repair_buffer,45
Expand All @@ -173,50 +173,48 @@ finish__design__instance__count__class:clock_inverter,1
finish__design__instance__count__class:sequential_cell,9
finish__design__instance__count__class:multi_input_combinational_cell,46
finish__timing__setup__tns,0
finish__timing__setup__ws,11.346
finish__clock__skew__setup,0.00508869
finish__clock__skew__hold,0.00508869
finish__timing__drv__max_slew_limit,0.898318
finish__timing__setup__ws,11.2965
finish__clock__skew__setup,0.0108115
finish__clock__skew__hold,0.0108115
finish__timing__drv__max_slew_limit,0.880708
finish__timing__drv__max_slew,0
finish__timing__drv__max_cap_limit,0.794279
finish__timing__drv__max_cap_limit,0.75958
finish__timing__drv__max_cap,0
finish__timing__drv__max_fanout_limit,8
finish__timing__drv__max_fanout,0
finish__timing__drv__setup_violation_count,0
finish__timing__drv__hold_violation_count,0
finish__power__internal__total,2.43151e-05
finish__power__switching__total,5.10854e-06
finish__power__internal__total,2.42286e-05
finish__power__switching__total,6.05943e-06
finish__power__leakage__total,1.81413e-06
finish__power__total,3.12378e-05
finish__power__total,3.21022e-05
finish__design__io,45
finish__design__die__area,32880.6
finish__design__core__area,30427.5
finish__design__instance__count,2394
finish__design__instance__area,30168
finish__design__instance__count__stdcell,2394
finish__design__instance__area__stdcell,30168
finish__design__instance__count,2390
finish__design__instance__area,30160.8
finish__design__instance__count__stdcell,2390
finish__design__instance__area__stdcell,30160.8
finish__design__instance__count__macros,0
finish__design__instance__area__macros,0
finish__design__instance__utilization,0.991473
finish__design__instance__utilization__stdcell,0.991473
finish__design__instance__utilization,0.991234
finish__design__instance__utilization__stdcell,0.991234
finish__flow__warnings__count,9
finish__flow__errors__count,0
floorplan__design__io,43
design__io__hpwl,3287843
detailedroute__route__net,141
detailedroute__route__net__special,2
detailedroute__route__drc_errors__iter:1,29
detailedroute__route__wirelength__iter:1,2584
detailedroute__route__drc_errors__iter:2,5
detailedroute__route__wirelength__iter:2,2592
detailedroute__route__drc_errors__iter:3,3
detailedroute__route__wirelength__iter:3,2603
detailedroute__route__drc_errors__iter:1,33
detailedroute__route__wirelength__iter:1,2628
detailedroute__route__drc_errors__iter:2,23
detailedroute__route__wirelength__iter:2,2602
detailedroute__route__drc_errors__iter:3,25
detailedroute__route__wirelength__iter:3,2612
detailedroute__route__drc_errors__iter:4,0
detailedroute__route__wirelength__iter:4,2593
detailedroute__route__wirelength__iter:4,2590
detailedroute__route__drc_errors,0
detailedroute__route__wirelength,2593
detailedroute__route__vias,525
detailedroute__route__vias__singlecut,525
detailedroute__route__wirelength,2590
detailedroute__route__vias,657
detailedroute__route__vias__singlecut,657
detailedroute__route__vias__multicut,0
detailedroute__antenna__violating__nets,0
detailedroute__antenna__violating__pins,0
Expand All @@ -237,6 +235,7 @@ floorplan__power__internal__total,2.15167e-05
floorplan__power__switching__total,4.63802e-07
floorplan__power__leakage__total,1.10685e-08
floorplan__power__total,2.19915e-05
floorplan__design__io,43
floorplan__design__die__area,32880.6
floorplan__design__core__area,30427.5
floorplan__design__instance__count,65
Expand Down
4 changes: 2 additions & 2 deletions projects/tt_um_factory_test/tool_versions.json
Original file line number Diff line number Diff line change
Expand Up @@ -2,6 +2,6 @@
"yosys": "",
"openroad": "v2.0-16649-g40811f37f",
"klayout": "KLayout 0.29.7",
"orfs": "62723bf5ed7c391d95918729c6313e04e7e0a1e0",
"ihp_pdk": "416f7148859b1ea7d2906e6ed3221378a3d72042"
"orfs": "980de246ed15fde469d98bd2d88084b9559ea7f2",
"ihp_pdk": "ff292fcd5d1f1d54c68078ce23853058ce3c95cc"
}
Binary file modified projects/tt_um_factory_test/tt_um_factory_test.gds
Binary file not shown.
Loading

0 comments on commit cf6a7e0

Please sign in to comment.