Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

[v3.0] Add identifier filter #18

Open
amykyta3 opened this issue Mar 25, 2023 · 0 comments
Open

[v3.0] Add identifier filter #18

amykyta3 opened this issue Mar 25, 2023 · 0 comments
Milestone
v3.0

Comments

@amykyta3
Copy link
Member

Currently, the UVM exporter does nothing to protect the generated output from using restricted SystemVerilog keywords.

Add a keyword filter, similar to what was done for the regblock generator: https://github.com/SystemRDL/PeakRDL-regblock/blob/main/src/peakrdl_regblock/identifier_filter.py
@amykyta3 amykyta3 added this to the v3.0 milestone Mar 25, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
v3.0
Development

No branches or pull requests
1 participant
@amykyta3