Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

mem-cache: add l2l3 tag readlimit, add store stall when writing cache #203

Open
wants to merge 1 commit into
base: xs-dev
Choose a base branch
from

Conversation

tastynoob
Copy link
Collaborator

No description provided.

@tastynoob
Copy link
Collaborator Author

image

@tastynoob
Copy link
Collaborator Author

And optimize the behavior of read tag fail retry, no need to modify lsqunit


bool isWriteBlock(Addr addr) {
return lastWriteFinishTick[getBank(addr)] > curTick();
}
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

RTL's SRAM only blocks all read requests during the single writing cycle. It seems that isWriteBlock blocks all requests from the time the write request is received to the completion of writing?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants