Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

SystemVerilog Support #391

Open
woolseyj opened this issue Aug 10, 2024 · 1 comment
Open

SystemVerilog Support #391

woolseyj opened this issue Aug 10, 2024 · 1 comment

Comments

@woolseyj
Copy link

APIO is a great utility and I use it frequently for testing my Verilog designs.

Are there any plans to support SystemVerilog?

@zapta
Copy link
Collaborator

zapta commented Oct 13, 2024

@woolseyj, apio is base on yosys, nextpnr and the other open sources tools. Do they support System Verilog?

If not, I suggest to file this feature request yes. If yes, please provide informaiton on what apio should do differently (e.g. different flags when invoking yosys or nextpnr).

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants