Skip to content

My design of the RV32I core, implement on Terasic's DE2 FPGA board.

Notifications You must be signed in to change notification settings

rivershoang/single_cycle

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

7 Commits
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

single-cycle-RV32I

#Updating for best cpu i can do

About

My design of the RV32I core, implement on Terasic's DE2 FPGA board.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published