My design of a digital clock can be set by buttons. Implement on Terasic's DE2 FPGA.
-
Notifications
You must be signed in to change notification settings - Fork 0
rivershoang/Digital-clock
About
My design of a digital clock can setting by button. Implement on Terasic's DE2 FPGA.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published