forked from pulp-platform/pulp
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Bender.yml
105 lines (94 loc) · 3.16 KB
/
Bender.yml
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
package:
name: pulp
authors:
- "Robert Balas <[email protected]>"
- "Germain Haugou <[email protected]>"
- "Angelo Garofalo <[email protected]>"
- "Michael Rogenmoser <[email protected]>"
- "Pasquale Davide Schiavone <[email protected]>"
- "Antonio Pullini <[email protected]>"
- "Francesco Conti <[email protected]>"
dependencies:
common_cells: { git: "https://github.com/pulp-platform/common_cells.git", version: 1.22.1 }
tech_cells_generic: { git: "https://github.com/pulp-platform/tech_cells_generic.git", version: 0.2.6 }
jtag_pulp: { git: "https://github.com/pulp-platform/jtag_pulp.git", version: 0.1.0 }
pulp_soc: { git: "https://github.com/pulp-platform/pulp_soc.git", version: ~3.0.0 }
pulp_cluster: { git: "https://github.com/pulp-platform/pulp_cluster.git", rev: "db2e173b8b7562092fb9d922d64e0a7bd21da411" }
tbtools: { git: "https://github.com/pulp-platform/tbtools.git", version: 0.2.1 }
export_include_dirs:
- rtl/includes
sources:
# Source files grouped in levels. Files in level 0 have no dependencies on files in this
# package. Files in level 1 only depend on files in level 0, files in level 2 on files in
# levels 1 and 0, etc. Files within a level are ordered alphabetically.
# Level 0
# Open models
- target: any(test,simulation)
files:
- rtl/vip/spi_master_padframe.sv
- rtl/vip/uart_tb_rx.sv
- rtl/vip/camera/cam_vip.sv
# S25FS256_model (SPI Flash)
- target: all(any(test,simulation), flash_vip)
defines:
SPEEDSIM: ~
files:
- rtl/vip/spi_flash/S25fs256s/model/s25fs256s.v
# 24FC1025 model (I2C flash)
- target: all(any(test,simulation), i2c_vip)
defines:
SPEEDSIM: ~
files:
- rtl/vip/i2c_eeprom/24FC1025.v
# hyper models
- target: all(any(test,simulation), hyper_vip)
defines:
SPEEDSIM: ~
files:
- rtl/vip/hyperflash_model/s26ks512s.v
- rtl/vip/hyperram_model/s27ks0641.v
# psram model
- target: all(any(test, simulation), psram_vip, vsim)
defines:
SPEEDSIM: ~
files:
- rtl/vip/psram_model/psram_fake.v # Workaround for unsupported *.vp_modelsim filetype in bender
# i2s model
- target: all(any(test,simulation), i2s_vip)
defines:
SPEEDSIM: ~
files:
- rtl/vip/i2s/i2c_if.v
- rtl/vip/i2s/i2s_vip_channel.sv
- rtl/vip/i2s/i2s_vip.sv
- target: all(fpga, xilinx)
files:
- fpga/pulp/rtl/fpga_clk_gen.sv
- fpga/pulp/rtl/fpga_slow_clk_gen.sv
- fpga/pulp/rtl/fpga_bootrom.sv
- rtl/pulp/cluster_domain.sv
- rtl/pulp/jtag_tap_top.sv
- rtl/pulp/pad_control.sv
- rtl/pulp/pad_frame.sv
- rtl/pulp/rtc_clock.sv
- rtl/pulp/rtc_date.sv
- rtl/pulp/soc_domain.sv
# Level 1
- rtl/pulp/safe_domain.sv
# Level 2
- rtl/pulp/pulp.sv
# TB
- target: any(test, simulation)
files:
# TB Level 0
- rtl/tb/riscv_pkg.sv
- rtl/tb/SimDTM.sv
- rtl/tb/SimJTAG.sv
- rtl/tb/tb_clk_gen.sv
- rtl/tb/tb_fs_handler.sv
# TB Level 1
- rtl/tb/jtag_pkg.sv
# TB Level 2
- rtl/tb/pulp_tap_pkg.sv
# TB Level 3
- rtl/tb/tb_pulp.sv