-
Notifications
You must be signed in to change notification settings - Fork 53
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Please don't "arch=native" #322
Comments
Is this on a Sapphire Rapids machine by any chance? I wonder if the compiler is generating AVX512-FP16 instructions that the assembler doesn't know what to do with. In any case, yes, apologies for the |
You're right, I'm compiling on a Sapphire Rapids. (Stampede3 at TACC in case you're wondering: https://docs.tacc.utexas.edu/hpc/stampede3/#system-login ) |
Using One option could be to add an " What ISA(s) would you be compiling for? |
At the moment I have a bunch of Intels, AMD, and Grace/Grace. Why do you do everything through the |
What are the ISAs for the Intels - Corrfunc uses at most the AVX512F + VL intrinsics? Separately, are the Grace ones AARCH64? Regarding If you are comfortable with |
By the way, I just encountered the same issue on my local cluster at American University. Removing |
@johannesulf If you remove the |
This goes away if I remove the
arch=native
flag. (Totally bizarre. How can you generate instructions that don't exist if you compile for native arch?)Using the
native
flag makes it impossible to compile for supercomputer clusters where the build node is often different from the compute node.The text was updated successfully, but these errors were encountered: