Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[ci] port Azure Pipelines to GitHub Actions for earlgrey_es_sival #25380

Merged
merged 1 commit into from
Nov 27, 2024

Conversation

nbdd0121
Copy link
Contributor

This is a targeted port since the branch has diverged significantly from master.

@nbdd0121 nbdd0121 force-pushed the github_ci branch 6 times, most recently from 2338a8e to cbc696a Compare November 26, 2024 12:14
This is a targeted port since the branch has diverged significantly
from master.

Changes:
* FPGA jobs reflect earlgrey_es_sival instead of master.
* Verible jobs disabled as it's not lint clean -- shouldn't matter as
  RTL shouldn't change.
* Bazel report publish action changed to avoid including external
  non JUnit XMLs.

Signed-off-by: Gary Guo <[email protected]>
@nbdd0121
Copy link
Contributor Author

Failed tests look flaky and not related to the port itself

Copy link
Contributor

@jwnrt jwnrt left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Looking really good, nice work

@nbdd0121
Copy link
Contributor Author

i2c_target_test_fpga_cw310_sival is known to be flaky and sysrst_ctrl_in_irq_test_fpga_cw310_sival never passes CI for earlgrey_es_sival branch. Merging.

@nbdd0121 nbdd0121 merged commit 368312e into lowRISC:earlgrey_es_sival Nov 27, 2024
21 of 22 checks passed
@nbdd0121 nbdd0121 deleted the github_ci branch November 27, 2024 00:21
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants