forked from Xilinx/ACCL
-
Notifications
You must be signed in to change notification settings - Fork 0
/
.gitmodules
26 lines (25 loc) · 1.14 KB
/
.gitmodules
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
# /*******************************************************************************
# Copyright (C) 2021 Xilinx, Inc
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
# http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
#
# *******************************************************************************/
[submodule "demo/build/xup_vitis_network_example"]
path = test/hardware/xup_vitis_network_example
url = https://github.com/Xilinx/xup_vitis_network_example.git
[submodule "demo/build/Vitis_with_100Gbps_TCP-IP"]
path = test/hardware/Vitis_with_100Gbps_TCP-IP
url = https://github.com/fpgasystems/Vitis_with_100Gbps_TCP-IP.git
[submodule "hlslib"]
path = hlslib
url = https://github.com/quetric/hlslib.git