How AFOCL's pocl almaif driver slices tasks and schedules them when processing NDRange ? #2
Unanswered
soccercheng
asked this question in
Q&A
Replies: 1 comment 2 replies
-
In the future, it might make sense to scale up the FPGA utilization by having multiple HLS'ed components exist in parallel which are fed work-groups to execute by the firmware. Scaling up by simple vectorization gets quite difficult with hundreds of elements (FPGA gets congested, or is not able to meet the timing) |
Beta Was this translation helpful? Give feedback.
2 replies
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
-
Hi AFOCL Team
I've been trying to add my first OpenCL kernel (written in OpenCL C), and I have the following questions.
~Sting
Beta Was this translation helpful? Give feedback.
All reactions