Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Remove rendundant drivers #262

Closed
wants to merge 2 commits into from
Closed

Remove rendundant drivers #262

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
6c6acf1
Add missing includes
kiryk Nov 7, 2024
176b9b4
Remove rendundant drivers of nmi_int
kiryk Nov 8, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
9 changes: 1 addition & 8 deletions testbench/tb_top.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -865,10 +865,6 @@ module tb_top
`endif
end

// nmi_int must be asserted for at least two clock cycles and then deasserted for
// at least two clock cycles - see RISC-V VeeR EL2 Programmer's Reference Manual section 2.16
assign nmi_int = |{nmi_assert_int[3:2]};

// trace monitor
always @(posedge core_clk) begin
wb_valid <= `DEC.dec_i0_wen_r;
Expand Down Expand Up @@ -938,18 +934,15 @@ module tb_top

ext_int = {pt.PIC_TOTAL_INT-1{1'b0}};
nmi_int = 0;
timer_int = 0;
soft_int = 0;
timer_int = 0;

// tie offs
jtag_id[31:28] = 4'b1;
jtag_id[27:12] = '0;
jtag_id[11:1] = 11'h45;
reset_vector = `RV_RESET_VEC;
nmi_vector = 32'hee000000;
nmi_int = 0;
soft_int = 0;
timer_int = 0;
extintsrc_req = 0;

$readmemh("program.hex", lmem.mem);
Expand Down
4 changes: 2 additions & 2 deletions tools/Makefile
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -184,8 +184,8 @@ vcs-build: ${TBFILES} ${BUILD_DIR}/defines.h
$(VCS) -full64 -assert svaext -sverilog +define+RV_OPENSOURCE $(ASSERT_DEFINES) \
+error+500 +incdir+${RV_ROOT}/design/lib \
+incdir+${RV_ROOT}/design/include ${BUILD_DIR}/common_defines.vh \
+incdir+$(BUILD_DIR) +libext+.v $(defines) \
-f ${RV_ROOT}/testbench/flist ${TBFILES} -l vcs.log
+incdir+$(BUILD_DIR) +libext+.v $(defines) -CFLAGS "${CFLAGS}" \
-f ${RV_ROOT}/testbench/flist ${TBFILES} ${TB_DPI_SRCS} -l vcs.log
touch vcs-build

irun-build: ${TBFILES} ${BUILD_DIR}/defines.h
Expand Down
Loading